yosys
https://github.com/cliffordwolf/yosys
C++
Yosys Open SYnthesis Suite
Triage Issues!
When you volunteer to triage issues, you'll receive an email each day with a link to an open issue that needs help in this project. You'll also receive instructions on how to triage issues.
Triage Docs!
Receive a documented method or class from your favorite GitHub repos in your inbox every day. If you're really pro, receive undocumented methods or classes and supercharge your commit history.
C++ not yet supported3 Subscribers
Add a CodeTriage badge to yosys
Help out
- Issues
- Intel le
- ice40: simulate SPRAM poweron delay in cells_sim
- SMT2 Backend Treats Non-POT-Sized Memories as next higher POT
- The 'design' command does not clear context as expected
- proc_prune: do not promote partially redundant assignments.
- Adds support for defining the YOSYS_DATDIR location at runtime
- gowin: Fix cells_sim.v to make abc9 work
- make test results in Test: arrays02 -> ERROR!
- iCE40 DSP inference creates technically-unsupported configurations
- Add support for unpacked arrays assignment
- Docs
- C++ not yet supported